sea of N memory cells to $N/k \times k$ bits, where k is a power of two.

wherein said programmable address decoder comprises a plurality of mode control lines respectively connected to control inputs of a plurality of paired demultiplexers, with one data input of each of said paired demultiplexers being respectively connected to four column address lines and the other data input of each of said paired demultiplexers being respectively connected to four column address lines and the other data input of each of said paired demultiplexers being respectively connected to the complement of said column address lines and with outputs of said demultiplexers being logically connected to enable inputs of the column decoder such that k columns of the memory cells are addressed thereby defining a word width of k bits wide.

The field programmable memory cell array of Claim 13, wherein said programmable interconnect comprises a plurality of switches, controlled by said mode control lines, connected between respective data lines of the input/output circuits to yield a word width of k bits wide.

The field programmable memory cell array of Claim 14, wherein said switches comprise PASS transistors.

The field programmable memory cell array of Claim 12, wherein said programmable interconnect comprises a plurality of switches, controlled by a plurality of mode control lines, connected between respective data lines of the input/output circuits to yield a word width of k bits wide.

17. The field programmable memory cell array of Claim 16,

wherein said switches comprise PASS transistors.

wherein said programmable address decoder comprises a plurality of paired demultiplexers, with said mode control lines respectively connected to control inputs thereof, with one data input of each of said paired demultiplexers being respectively connected to four column address lines and the other data input of each of said paired demultiplexers being respectively connected to four column address lines and the other data input of each of said paired demultiplexers being respectively connected to the complement of said column address lines and with outputs of said demultiplexers being logically connected to enable inputs of the column decoder such that k columns of the memory cells are addressed thereby defining a word width of k bits wide.

A method for programming a field programmable memory cell array including a memory array composed of a sea of N memory cells addressed by a row decoder and a column decoder to input or output data by means of input/output circuits, input data control circuits and output data control circuits as determined by select/write enable logic, comprising the steps of programming an address decoder and an interconnect to selectively reconfigure the sea of N memory cells to N/k x k bits, where k is a power of two.

The programming method of Claim 19, wherein the step of programming the address decoder comprises the steps of addressing enable inputs of the column decoder such that k columns of the

memory cells are addressed thereby defining a word width of k bits wide.

The programming method of Claim 2, wherein the step of programming the interconnect comprises the step of programming a plurality of switches connected between respective data lines of the input/output circuits to yield a word width of k bits wide.